

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 11/04/2004

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/930,956	(08/17/2001	Jun Koyama	12732-071001 1626 EXAMINER		
26171	7590	11/04/2004				
FISH & RICHARDSON P.C.				SHENG,	SHENG, TOM V	
1425 K STREET, N.W. 11TH FLOOR				ART UNIT	PAPER NUMBER	
WASHINGTON, DC 20005-3500				2673		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	09/930,956	KOYAMA ET AL.					
Office Action Summary	Examiner	Art Unit					
·	Tom V Sheng	2673					
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with the	correspondence address					
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be to all you within the statutory minimum of thirty (30) do will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDON	imely filed ays will be considered timely. m the mailing date of this communication. ED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on	Responsive to communication(s) filed on						
2a) ☐ This action is FINAL . 2b) ☑ This	This action is FINAL . 2b)⊠ This action is non-final.						
• •	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) Claim(s) 1-62 is/are pending in the application	 ✓ Claim(s) <u>1-62</u> is/are pending in the application. 4a) Of the above claim(s) <u>54-61</u> is/are withdrawn from consideration. 						
4a) Of the above claim(s) 54-61 is/are withdra							
5)⊠ Claim(s) <u>23-53</u> is/are allowed.							
6)⊠ Claim(s) <u>1-22 and 62</u> is/are rejected.							
8) Claim(s) are subject to restriction and/	or election requirement.						
Application Papers		·					
9) The specification is objected to by the Examin	er.						
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
Applicant may not request that any objection to the	O()	. ,					
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	•						
The ball of declaration is objected to by the L	xamilier. Note the attached Offic	SE ACTION OF TOMITY TO-132.					
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Burea * See the attached detailed Office action for a lis		hay					
Gee the attached detailed Office action for a ils	t of the certified copies not recei	rou.					
Attachment(s)							
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)							
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 	Date Patent Application (PTO-152)						
Paper No(s)/Mail Date <u>09/27/2004</u> .	6) Other:	· · · · · · · · · · · · · · · · · · ·					

Art Unit: 2673

DETAILED ACTION

Double Patenting

1. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

2. Claims 23-35 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 21-32 of copending Application No. 09/931061. Although the conflicting claims are not identical, they are not patentably distinct from each other because even though claims 23-35 of the current application are directed to liquid crystal display and claims 21-32 of the copending application are directed to electro-luminescent display, the corresponding pixel-memory structure and writing/reading method are exactly the same, and it would have been obvious for one of ordinary skill in the art at the time the invention was made that the pixel-memory structure and functionality are factually independent from the display type.

Art Unit: 2673

Claims 36-49 are provisionally rejected over claims 33-45 of the *c*opending application for the above same reason.

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1, 4, 9-12, 15, 20-22 and 62 are rejected under 35 U.S.C. 103(a) as being unpatentable over Perner (US Patent 6246386 B1) in view of Kobayashi (US Patent 4432610).

As for claims 1, 12 and 62, Perner teaches a liquid crystal display device (figure 2) having a plurality of pixels (figure 7; matrix 174 of NxM pixels 176; column 11, lines 22-29), each of the plural of pixels comprising a plurality of (n x m) memory circuits (each pixel of the LCD has eighteen dual port DRAM cells; column 5, lines 47-59). For Perner, n is 18 and m is 1.

Perner does not teach a plurality of (n x k) non-volatile memory circuits in addition to a plurality of memory circuits. Kobayashi teaches that when nonvolatile memory transistor is used in the pixel of a LCD device, the data stored would not be

Art Unit: 2673

erased even in the case of a momentary power failure. See figure 2, individual pixel memory cell 12, and column 4, line 60 - column 5, line 12.

It would have been obvious for one of ordinary skill in the art at the time the invention was made to incorporate a plurality of non-volatile memory circuits of Kobayashi with a plurality of memory circuits of Perner in a LCD device because of the benefit of being able to dynamically store a number of frames using space saving memory circuits and to maintain a last picture being displayed when power is turned off. For example, n = 18 and k =1 if only one non-erasable frame is desired.

Still, Perner, as modified by Kobayashi, does not teach the limitations regarding connections of the first switches, second switches, memory circuits, third switches, fourth switches, non-volatile memory circuits, and a liquid crystal element.

Okumura teaches incorporating a memory circuit (memory circuit 273; fig. 7) with each pixel in a display panel (display panel 210) that facilitates independent writing and reading of image data (column 17, line 56 through column 18, line 6). In particular (fig. 8 and 9), he teaches a first transfer gate 232a connected to first memory 230a or 230a', a second transfer gate 233a connected to second memory 230b or 230b' and to transfer gate 232a, a third transfer gate 233b connected to first memory 230a or 230a', a fourth transfer gate 232b connected to second memory 230b or 230b' and to transfer gate 233b, and finally a liquid crystal cell 276 connected to both transfer gates 233b and 232b (column 18, lines 7-41).

Therefore, it would have been obvious for one of ordinary skill in the art at the time the invention was made to incorporate Perner's dynamic (volatile) memories into

Art Unit: 2673

Okumura's first memory and Kobayashi's non-volatile memories into Okumura's second memory because of Okumura's advantage in allowing independent write and read operations.

As for claims 4 and 15, Perner's memory circuits are DRAM cells.

As for claims 9 and 20, Kobayashi teaches the forming of non-volatile memory transistors on a monocrystalline silicon substrate.

As for claims 10-11 and 21-22, LCD devices are well known to be incorporated in an electronic device such as television set, personal computer, portable terminal, video camera, and head mounted display.

5. Claims 2, 5, 13, and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Perner and Kobayashi and Okumura as applied to claims 1 and 12 above, and further in view of Yamazaki et al. (US Patent 5699078).

As for claims 2, 5, 13, and 16, Perner teaches the use of DRAM for the memory circuits. Perner does not teach using SRAM for the memory circuits and EEPROM for the non-volatile memory circuits.

Yamazaki teaches the incorporation of a memory in which information on the characteristics of the pixels are stored, into a liquid crystal device. See column 2, lines 23-30. Moreover, Yamazaki teaches that volatile memories such as DRAM and SRAM, as well as non-volatile memories such as EEPROM and flash memories are suitable choices. See column 4, lines 36-40.

Art Unit: 2673

It would have been obvious for one of ordinary skill in the art at the time the invention was made to incorporate SRAM of Yamazaki as the memory circuits and EEPROM of Yamazaki as the non-volatile memory circuits because they are all suitable choices in implementing the memories. Certainly, factors such as design complexity, sizes, and etc. would come into play.

6. Claims 3 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Perner and Kobayashi and Okumura as applied to claims 1 and 12 above, and further in view of Yamazaki et al. (US Patent 5349366).

As for claims 3 and 14, Perner teaches the use of DRAM for the memory circuits.

Perner does not teach using FeRAM for the memory circuits.

Yamazaki teaches the incorporation of material such as ferroelectrics to function as memory.

It would have been obvious for one of ordinary skill in the art at the time the invention was made that the memory taught by Yamazaki can be applied for the memory circuits of Perner, because it would allow rewriting only specified pixels as taught by Yamazaki and would also simply constitute an alternative choice of memory component in the pixel. See Abstract and column 9, lines 40-55.

7. Claims 6 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Perner and Kobayashi and Okumura as applied to claims 1 and 12 above, and further in view of Parks (US Patent 5471225).

Art Unit: 2673

As for claims 6 and 17, Perner teaches a LCD device incorporating an array of memory circuits with each pixel. However, Perner does not teach that the memory circuits are formed on a glass substrate.

Parks teaches a LCD having a plurality of storage cells. Further, provided across a glass material are the storage cells comprising bit lines, word lines, display electrodes, pass-gate transistors, and latching circuits for storing video data.

It would have been obvious for one of ordinary skill in the art at the time the invention was made that glass substrate of Parks is a good insulator for laying the memory and driving circuits of an LCD display. Also, the transparent property of glass lends naturally to use with liquid crystal display, and thus accounts for the common usage.

8. Claims 7 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Perner and Kobayashi and Okumura as modified by Parks as applied to claims 1/12 and 6/17 above, and further in view of Fonash et al. (US Patent 5945866).

As or claims 7 and 18, Perner as modified teaches a LCD device having an array of memory circuits per pixel; wherein the memory circuits are formed on a glass substrate.

Perner as modified does not teach that a plastic substrate can be used also.

Fonash teaches that TFTs can be deposited on either glass or plastic substrate (figure 1). TFTs are transistor circuits used for driving as well as memory circuits of Perner as modified. See column 1, lines 44-52.

Art Unit: 2673

It would have been obvious for one of ordinary skill in the art at the time the invention was made that either substrate, glass or plastic of Fonash, can be used for manufacturing the circuits, which is readily recognized as an alternative material choice.

9. Claims 8 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Perner and Kobayashi and Okumura as modified by Parks as applied to claims 1/12 and 6/17 above, and further in view of Johnson (US Patent 4752118).

As or claims 8 and 19, Perner as modified teaches a LCD device having an array of memory circuits per pixel; wherein the memory circuits are formed on a glass substrate.

Perner as modified does not teach that a stainless steel substrate can be used also.

Johnson teaches that amorphous integrated circuits can be deposited on either glass or stainless steel (column 1, line 22 - column 2, line 2). In the case of stainless steel, it should first be coated with a layer of insulating layer (column 8, line 61 - column 9, line 2).

It would have been obvious for one of ordinary skill in the art at the time the invention was made that either substrate, glass or stainless steel of Johnson, can be used for manufacturing the circuits, which is readily recognized as an alternative material choice.

Allowable Subject Matter

Art Unit: 2673

- Claims 23-53 are allowed.
- 11. The following is a statement of reasons for the indication of allowable subject matter: none of the prior arts of record teaches the recitations

"wherein each gate electrode of the n writing transistors is electrically connected to one of the n writing gate signal lines, with no two gate electrodes sharing the same writing gate signal line, wherein each input electrode of the n writing transistors is electrically connected to the source signal line, wherein each output electrode of the n writing transistors is electrically connected to one of m circuits out of the n x m memory circuits through one of n units out of the 2n memory circuit selecting units, each memory circuit selecting unit making selection for no more than one output electrode, wherein each output electrode of the n writing transistors is electrically connected to one of k circuits out of the n x k non-volatile memory circuits through one of n units out of the 2n non-volatile memory circuit selecting units, each non-volatile memory circuit selecting unit making selection for no more than one output electrode, wherein each gate electrode of the n reading transistors is electrically connected to one of the n reading gate signal lines, with no two gate electrodes sharing the same reading gate signal line, wherein each input electrode of the n reading transistors is electrically connected to one of m circuits out of the n x m memory circuits through one of n units out of the 2n memory circuit selecting units, each memory circuit selecting unit making selection for no more than one input electrode, wherein each input electrode of the n reading transistors is electrically connected to one of k circuits out of the n x k non-volatile memory circuits through one of n units of the 2n non-volatile memory circuit selecting

Art Unit: 2673

units, each non-volatile memory circuit selecting unit making selection for no more than one input electrode, and wherein each output electrode of the n reading transistors is electrically connected to one of electrodes of the liquid crystal element" and remainder as cited in claim 23, and

"wherein each gate electrode of the n writing transistors is electrically connected to the writing gate signal line, wherein each input electrode of the n writing transistors is electrically connected to one of the n source signal lines, with no two input electrodes sharing the same source signal line, wherein each output electrode of the n writing transistors is electrically connected to one of m circuits out of the n x m memory circuits through one of n units out of the 2n memory circuit selecting units, each memory circuit selecting unit making selection for no more than one output electrode, wherein each output electrode of the n writing transistors is electrically connected to one of k circuits out of the n x k non-volatile memory circuits through one of n units out of the 2n nonvolatile memory circuit selecting units, each non-volatile memory circuit selecting unit making selection for no more than one output electrode, wherein each gate electrode of the n reading transistors is electrically connected to one of the n reading gate signal lines, with no two gate electrodes sharing the same reading gate signal line, wherein each input electrode of the n reading transistors is electrically connected to one of m circuits out of the n x m memory circuits through one of n units out of the 2n memory circuit selecting units, each memory circuit selecting unit making selection for no more than one input electrode, wherein each input electrode of the n reading transistors is electrically connected to one of k circuits out of the n x k non-volatile memory circuits

through one of n units out of the 2n non-volatile memory circuit selecting units, each non-volatile memory circuit selecting unit making selection for no more than one input electrode, and wherein each output electrode of the n reading transistors is electrically connected to one of electrodes of the liquid crystal element" and remainder as cited in claim 36, and

"wherein the following (a) through (e) are available and one of the following (a) through (e) is selected and conducted in pixels in the row of the selected gate signal line out of the plural pixels:

- (a) the n bit digital video signals inputted from the source signal line are written in memory circuits;
 - (b) the n bit digital video signals stored in the memory circuits are read;
- (c) the n bit digital video signals inputted from the source signal line or the n bit digital video signals stored in the memory circuits are written in non-volatile memory circuits;
- (d) the n bit digital video signals stored in the non-volatile memory circuits are read; and
- (e) the n bit digital video signals stored in the non-volatile memory circuits are written in the memory circuits" and remainder as cited in claim 50.

Claims 24-35, 37-49, and 51-53 are dependent on claim 23, 36, and 50, respectively.

Response to Arguments

Art Unit: 2673

12. Applicant's request that the provisional double-patenting rejections be held in abeyance and re-evaluated upon allowance and issue of the '061 application is acknowledged; however, it is the office policy to continue the rejections until terminal disclaimer is filed.

On the other hand, because of further limitations currently amended to claims 1 and 12, the double-patenting rejections of claims 1-22 are withdrawn.

13. Applicant's arguments with respect to claims 1-22 have been considered but are most in view of the new ground(s) of rejection.

Comment

Addition of qualifier "volatile" to memory circuits in order to clearly differentiate from the non-volatile memory circuits in the claims is recommended.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tom V Sheng whose telephone number is (703) 305-6708. The examiner can normally be reached on 8:30am - 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on (703) 305-4938. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2673

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tom Sheng October 27, 2004

KENT CHANG PRIMARY EXAMINE